Verification Techniques for System-Level Design - Systems on Silicon (Hardback)
  • Verification Techniques for System-Level Design - Systems on Silicon (Hardback)

Verification Techniques for System-Level Design - Systems on Silicon (Hardback)

, ,
£61.99
Hardback Published: 12/12/2007
  • We can order this

Usually despatched within 7 weeks

  • This item has been added to your basket

Check Marketplace availability

This book will explain how to verify SoC (Systems on Chip) logic designs using "formal" and "semiformal" verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional" verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity. For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs.

Publisher: Elsevier Science & Technology
ISBN: 9780123706164

You may also be interested in...

Your review has been submitted successfully.

We would love to hear what you think of Waterstones. Why not review Waterstones on Trustpilot?


Review us on Trustpilot