• Sign In / Register
  • Help
  • Basket0
Verification Methodology Manual for SystemVerilog (Hardback)
  • Verification Methodology Manual for SystemVerilog (Hardback)
zoom

Verification Methodology Manual for SystemVerilog (Hardback)

(author), (author), (author), (author)
£159.99
Hardback 503 Pages / Published: 28/09/2005
  • We can order this

Usually despatched within 3 weeks

  • This item has been added to your basket

Offers users the first resource guide that combines both the methodology and basics of SystemVerilog

Addresses how all these pieces fit together and how they should be used to verify complex chips rapidly and thoroughly.

Unique in its broad coverage of SystemVerilog, advanced functional verification, and the combination of the two.

Publisher: Springer-Verlag New York Inc.
ISBN: 9780387255385
Number of pages: 503
Weight: 2000 g
Dimensions: 235 x 155 x 28 mm
Edition: 2006 ed.

You may also be interested in...

Systems Analysis and Design
Added to basket
Soft Systems Methodology in Action
Added to basket
It Architecture for Dummies (R)
Added to basket
Business Analysis Techniques
Added to basket
Patterns of Information Management
Added to basket
Some Assembly Required
Added to basket
Developing Information Systems
Added to basket
The Computer and the Brain
Added to basket
Developing Analytic Talent
Added to basket
Elemental Design Patterns
Added to basket
The Mythical Man-Month
Added to basket
US For Beginners
Added to basket
£23.99
Paperback
Computer Principles and Design in Verilog HDL
Added to basket

Reviews

Please sign in to write a review

Your review has been submitted successfully.