• Sign In
  • Help
  • My Basket0
Symbolic Methods Applied to Formal Verification and Synthesis in Embedded Systems Design - Technische Informatik (Paperback)
  • Symbolic Methods Applied to Formal Verification and Synthesis in Embedded Systems Design - Technische Informatik (Paperback)
zoom

Symbolic Methods Applied to Formal Verification and Synthesis in Embedded Systems Design - Technische Informatik (Paperback)

(author)
£31.33
Paperback Published: 31/03/2000
  • Not available

This product is currently unavailable.

  • This item has been added to your basket

Check Marketplace availability

Publisher: Shaker Verlag GmbH, Germany
ISBN: 9783826571930
Dimensions: 205 x 145 mm

You may also be interested in...

It Architecture for Dummies (R)
Added to basket
Systems Analysis and Design
Added to basket
Some Assembly Required
Added to basket
The Mythical Man-Month
Added to basket
Developing Information Systems
Added to basket
X-Ways Forensics Practitioner's Guide
Added to basket
US For Beginners
Added to basket
£23.99
Paperback
Developing Analytic Talent
Added to basket
The Business Analyst's Handbook
Added to basket
Soft Systems Methodology in Action
Added to basket
Business Analysis Techniques
Added to basket
The Computer and the Brain
Added to basket

Reviews

Please sign in to write a review

Your review has been submitted successfully.