VHDL Design Representation and Synthesis (Paperback)
  • VHDL Design Representation and Synthesis (Paperback)
zoom

VHDL Design Representation and Synthesis (Paperback)

(author), (author)
£58.99
Paperback 651 Pages / Published: 12/04/2000
  • We can order this

Usually dispatched within 3 weeks

  • This item has been added to your basket

For senior/graduate-level courses in Advanced Digital Design and Advanced Digital Logic in departments of electrical engineering, computer engineering, and computer science.

Intended to teach a synthesis-based approach to design using a hardware description language (i.e., VHDL), this text focuses on the synthesis process in how to translate VHDL descriptions into gate level logic. It teaches the VHDL language in detail, describes modeling at three different levels of abstraction (algorithmic, data flow, and gate level), and explains the ASIC Design Process. Illustrations of synthesis with standard cell libraries and FPGAs are given using Synopsys and Xilinx tools.

Publisher: Pearson Education (US)
ISBN: 9780130216700
Number of pages: 651
Weight: 1052 g
Dimensions: 185 x 242 x 28 mm
Edition: 2nd edition

You may also be interested in...

C++ For Dummies
Added to basket
£21.99
Paperback
C Programming in Easy Steps
Added to basket
Python For Dummies
Added to basket
£22.99
Paperback
Data Analysis Using SQL and Excel
Added to basket
M Is for (Data) Monkey
Added to basket
£26.99
Paperback
Accelerated C++
Added to basket
£36.99
Paperback
C++ All-in-One For Dummies
Added to basket
The C++ Programming Language
Added to basket
C Programming
Added to basket
£54.99
Paperback
The C++ Programming Language
Added to basket
C++ Pocket Reference
Added to basket
Seven Languages in Seven Weeks
Added to basket
Learn To Program
Added to basket
£19.99
Paperback
C Programming Absolute Beginner's Guide
Added to basket
C++ Templates
Added to basket
£59.49
Hardback

Reviews

Please sign in to write a review

Your review has been submitted successfully.