Visit our Christmas Gift Finder
Hierarchical Modeling for VLSI Circuit Testing - The Springer International Series in Engineering and Computer Science 89 (Paperback)
  • Hierarchical Modeling for VLSI Circuit Testing - The Springer International Series in Engineering and Computer Science 89 (Paperback)
zoom

Hierarchical Modeling for VLSI Circuit Testing - The Springer International Series in Engineering and Computer Science 89 (Paperback)

(author), (author)
£117.00
Paperback 160 Pages / Published: 26/09/2011
  • We can order this

Usually dispatched within 3 weeks

  • This item has been added to your basket
Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital systems. Much of this difficulty is attributable to the almost universal use in testing of low, gate-level circuit and fault models that predate integrated circuit technology. It is long been recognized that the testing prob- lem can be alleviated by the use of higher-level methods in which multigate modules or cells are the primitive components in test generation; however, the development of such methods has proceeded very slowly. To be acceptable, high-level approaches should be applicable to most types of digital circuits, and should provide fault coverage comparable to that of traditional, low-level methods. The fault coverage problem has, perhaps, been the most intractable, due to continued reliance in the testing industry on the single stuck-line (SSL) fault model, which is tightly bound to the gate level of abstraction. This monograph presents a novel approach to solving the foregoing problem. It is based on the systematic use of multibit vectors rather than single bits to represent logic signals, including fault signals. A circuit is viewed as a collection of high-level components such as adders, multiplexers, and registers, interconnected by n-bit buses. To match this high-level circuit model, we introduce a high-level bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel. However, by reducing the bus size from n to one, we can obtain the traditional gate-level circuit and models.

Publisher: Springer-Verlag New York Inc.
ISBN: 9781461288190
Number of pages: 160
Weight: 278 g
Dimensions: 235 x 155 x 10 mm
Edition: Softcover reprint of the original 1st ed. 199

You may also be interested in...

Cad Fundamentals for Architecture
Added to basket
AutoCAD 2014 for Dummies
Added to basket
Digital Handmade
Added to basket
£29.95
Hardback

Reviews

Please sign in to write a review

Your review has been submitted successfully.