• Sign In
  • Help
  • My Basket0
Formal Semantics and Proof Techniques for Optimizing VHDL Models (Paperback)
  • Formal Semantics and Proof Techniques for Optimizing VHDL Models (Paperback)
zoom

Formal Semantics and Proof Techniques for Optimizing VHDL Models (Paperback)

(author), (author), (author)
£89.99
Paperback 158 Pages / Published: 26/10/2012
  • We can order this

Usually despatched within 3 weeks

  • This item has been added to your basket

Check Marketplace availability

Written expressly for hardware designers, this book presents a formal model of VHDL clearly specifying both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL.

Publisher: Springer-Verlag New York Inc.
ISBN: 9781461373315
Number of pages: 158
Weight: 290 g
Dimensions: 235 x 155 x 9 mm
Edition: Softcover reprint of the original 1st ed. 199

You may also be interested in...

The Lego Mindstorms Ev3 Discovery Book
Added to basket
Arduino Projects For Dummies
Added to basket
Arduino in Easy Steps
Added to basket
The Oxford Solid State Basics
Added to basket
Arduino Workshop
Added to basket
£24.99
Paperback
Make: More Electronics
Added to basket
Drones for Dummies
Added to basket
£17.99
Paperback
Electronics All-in-one For Dummies
Added to basket
Electronics For Dummies
Added to basket
The Lego Mindstorms Ev3 Idea Book
Added to basket
Make: Analog Synthesizers
Added to basket
Arduino For Dummies
Added to basket
£16.99
Paperback

Reviews

Please sign in to write a review

Your review has been submitted successfully.