Formal Semantics and Proof Techniques for Optimizing VHDL Models (Hardback)
  • Formal Semantics and Proof Techniques for Optimizing VHDL Models (Hardback)
zoom

Formal Semantics and Proof Techniques for Optimizing VHDL Models (Hardback)

(author), (author), (author)
£109.99
Hardback 158 Pages / Published: 30/11/1998
  • We can order this

Usually dispatched within 3 weeks

  • This item has been added to your basket

Written expressly for hardware designers, this book presents a formal model of VHDL clearly specifying both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL.

Publisher: Springer
ISBN: 9780792383758
Number of pages: 158
Weight: 970 g
Dimensions: 235 x 155 x 12 mm
Edition: 1999 ed.

You may also be interested in...

C Programming Absolute Beginner's Guide
Added to basket
C++ All-in-One For Dummies
Added to basket
Coding for Beginners in easy steps
Added to basket
C Programming
Added to basket
£54.99
Paperback
Data Analysis Using SQL and Excel
Added to basket
Python For Dummies
Added to basket
£22.99
Paperback
C++ Templates
Added to basket
£59.49
Hardback
Programming
Added to basket
£55.49
Paperback
C++ Primer
Added to basket
£44.49
Paperback
R Cookbook
Added to basket
£31.99
Paperback
C++ Pocket Reference
Added to basket
Learn To Program
Added to basket
£19.99
Paperback
M Is for (Data) Monkey
Added to basket
£26.99
Paperback

Reviews

Please sign in to write a review

Your review has been submitted successfully.