• Sign In / Register
  • Help
  • Basket0
Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC - System-on-Chip Design and Technologies (Hardback)
  • Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC - System-on-Chip Design and Technologies (Hardback)
zoom

Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC - System-on-Chip Design and Technologies (Hardback)

(author), (author), (author), (author), (author)
£130.00
Hardback 288 Pages / Published: 08/09/2008
  • We can order this

Usually despatched within 2 weeks

  • This item has been added to your basket

Streamlined Design Solutions Specifically for NoC
To solve critical network-on-chip (NoC) architecture and design problems related to structure, performance and modularity, engineers generally rely on guidance from the abundance of literature about better-understood system-level interconnection networks. However, on-chip networks present several distinct challenges that require novel and specialized solutions not found in the tried-and-true system-level techniques.

A Balanced Analysis of NoC Architecture
As the first detailed description of the commercial Spidergon STNoC architecture, Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC examines the highly regarded, cost-cutting technology that is set to replace well-known shared bus architectures, such as STBus, for demanding multiprocessor system-on-chip (SoC) applications. Employing a balanced, well-organized structure, simple teaching methods, numerous illustrations, and easy-to-understand examples, the authors explain:

how the SoC and NoC technology workswhy developers designed it the way they didthe system-level design methodology and tools used to configure the Spidergon STNoC architecturedifferences in cost structure between NoCs and system-level networks

From professionals in computer sciences, electrical engineering, and other related fields, to semiconductor vendors and investors - all readers will appreciate the encyclopedic treatment of background NoC information ranging from CMPs to the basics of interconnection networks. The text introduces innovative system-level design methodology and tools for efficient design space exploration and topology selection. It also provides a wealth of key theoretical and practical MPSoC and NoC topics, such as technological deep sub-micron effects, homogeneous and heterogeneous processor architectures, multicore SoC, interconnect processing units, generic NoC components, and embeddings of common communication patterns.

An Arsenal of Practical Learning Tools at Your Disposal
The book features a complimentary CD-ROM for practical training on NoC modeling and design-space exploration. It incorporates the award-winning System C-based On-Chip Communication Network (OCCN) environment, the only open-source network modeling and simulation framework currently available. With its consistent, comprehensive overview of the state of the art - and future trends - of NoC design, this indispensible text can help readers harness the value within the vast and ever-changing world of network-on-chip technology.

Publisher: Taylor & Francis Inc
ISBN: 9781420044713
Number of pages: 288
Weight: 658 g
Dimensions: 235 x 156 x 25 mm

You may also be interested in...

Reviews

Please sign in to write a review

Your review has been submitted successfully.