This book addresses the algorithm analysis and VLSI architecture of video encoders, especially for high definition and scalable video coder. The three design challenges and related system issues of memory bandwidth (including system memory and internal memory), hardware area, and power consumption (required operating frequency) are all discussed. With the high definition encoder, the authors focus on algorithm modification and design parallelism to provide high processing capability for the video encoder. Several corresponding hardware schedules are also included to cooperate with proposed architecture. For scalable video coding, the emphasis is placed not only on video algorithms, but also on hardware performance. The algorithm modification, data reuse schemes from frame-level to candidates-level, and architecture design contribute in the developing of three scalabilities and first MCTF hardware design. Finally, the first SVC encoder chip for HDTV1080p is presented and all above design issues are considered together.
Publisher: Springer-Verlag New York Inc.
Number of pages: 250
Dimensions: 235 x 155 mm
You may also be interested in...
Please sign in to write a review
Thank you for your reservation
Your order is now being processed and we have sent a confirmation email to you at
When will my order be ready to collect?
Call us on or send us an email at
Unfortunately there has been a problem with your order
Please try again or alternatively you can contact your chosen shop on or send us an email at