A Unified Approach for Timing Verification and Delay Fault Testing (Paperback)
  • A Unified Approach for Timing Verification and Delay Fault Testing (Paperback)
zoom

A Unified Approach for Timing Verification and Delay Fault Testing (Paperback)

(author), (author)
£89.99
Paperback 155 Pages / Published: 13/09/2012
  • We can order this

Usually dispatched within 3 weeks

  • This item has been added to your basket
Large system complexities and operation under tight timing constraints in rapidly shrinking technologies have made it extremely important to ensure correct temporal behavior of modern-day digital circuits, both before and after fabrication. Research in (pre-fabrication) timing verification and (post-fabrication) delay fault testing has evolved along largely disjoint lines in spite of the fact that they share many basic concepts.
A Unified Approach for Timing Verification and Delay Fault Testing applies concepts developed in the context of delay fault testing to path sensitization, which allows an accurate timing analysis mechanism to be developed. This path sensitization strategy is further applied for efficient delay fault diagnosis and delay fault coverage estimation.
A new path sensitization strategy called Signal Stabilization Time Analysis (SSTA) has been developed based on the fact that primitive PDFs determine the stabilization time of the circuit outputs. This analysis has been used to develop a feasible method of identifying the primitive PDFs in a general multi-level logic circuit. An approach to determine the maximum circuit delay using this primitive PDF identification mechanism is also presented. The Primitive PDF Identification-based Timing Analysis (PITA) approach is proved to determine the maximum floating mode circuit delay exactly under any component delay model, and provides several advantages over previously floating mode timing analyzers.
A framework for the diagnosis of circuit failures caused by distributed path delay faults is also presented. A metric to quantify the diagnosability of a path delay fault for a test is also proposed. Finally, the book presents a very realistic metric for delay fault coverage which accounts for delay fault size distributions and is applicable to any delay fault model.
A Unified Approach for Timing Verification and Delay Fault Testing will be of interest to university and industry researchers in timing analysis and delay fault testing as well as EDA tool development engineers and design verification engineers dealing with timing issues in ULSI circuits.
The book should also be of interest to digital designers and others interested in knowing the state of the art in timing verification and delay fault testing.

Publisher: Springer-Verlag New York Inc.
ISBN: 9781461346395
Number of pages: 155
Weight: 278 g
Dimensions: 235 x 155 x 9 mm
Edition: Softcover reprint of the original 1st ed. 199

You may also be interested in...

Make: More Electronics
Added to basket
Electronics For Dummies
Added to basket
Arduino in Easy Steps
Added to basket
Arduino Cookbook
Added to basket
Getting Started with Arduino
Added to basket
Encyclopedia of Electronic Components
Added to basket
Centauri Dreams
Added to basket
£19.99
Paperback
Arduino Projects For Dummies
Added to basket
Temporary Power Systems
Added to basket
Electronics All-in-One For Dummies - UK
Added to basket
Arduino For Dummies
Added to basket
£16.99
Paperback
Integrated Circuit 555 Projects
Added to basket
Debugging
Added to basket
£11.50
Paperback

Reviews

Please sign in to write a review

Your review has been submitted successfully.